This paper explores the design approach of a low power high performance Multiply and Accumulate (MAC) unit with Hybrid Encoded Reduced Transition Activity Technique (HERTAT) equipped multiplier and low power 0.13µm adder. The developed low power MAC unit is verified for image processing systems exploiting insignificant bits in pixels values and the similarity of neighboring pixels in video streams. The proposed technique reduces dynamic power consumption by analyzing the bit patterns in the input data to reduce switching activities. If the number of 1's less than or equal to three the proposed encoding technique used otherwise go for Booth technique. The proposed adder cell used in the MAC block consumes less power than the other previous adder techniques. This high performance low power MAC can be used in image processing. It is observed from the device level simulation using TANNER 12.6 EDA, that the proposed scheme helps to reduce the switching activities in the MAC unit up to 19% and saves power up to 46%.
INTRODUCTION
The growing popularity of portable and multimedia devices such as video phones, note books, etc., have motivated the research in the recent years to design low power VLSI circuits. The real time implementation of image processing system is expected to consume high computational power and high data throughput
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College, Rasipuram-647408, India rate which limits the use of general purpose processors [1] . Application specific integrated circuits rely on efficient implementation of various arithmetic circuits for executing the specified algorithms. It is well known that if the density of transistor increases, the complexity of arithmetic circuits also increases and consumes more energy. This has further motivated the new concepts of designing low power VLSI circuits. It is also clear that the reduction in power consumption and enhancement in the circuit design are expected to pose challenges in implementing wireless multimedia and digital image processing system, in which multiplication and multiplication-accumulation are the key computations. In the recent past, the researchers proposed various design methodologies on dynamic power reduction using minimizing the switching activities [2] . Choi et al [3] proposed Partially Guarded Computation (PGC) which divides the arithmetic units e.g., adders and multipliers into two parts, and turns off the unused part to minimize the power consumption. The reported results show that the PGC can reduce power consumption by 10% to 44% in an array multiplier with 30% to 36% area overhead in speech related applications. A 32-bit 2's complement adder equipping a Dynamic Range Determination (DRD) unit and a sign-extension unit was reported by Chen et al [4] . This design tends to reduce the power dissipation of conventional adders for multimedia applications. Later, Chen et al [5] presented a multiplier using the DRD unit to select the input operand with a smaller effective dynamic range that yield the Booth codes and it reduces 30% power dissipation than conventional method. Benini et al [6] reported the technique for glitching power minimization by replacing few existing gates with functionally equivalent ones that can be "frozen" by asserting a control signal. This method operates in the layout level environment which is tightly restricted and hence it reduces 6.3% of total power dissipation. The double-switch circuit-block switch scheme was proposed by Henzler et al [7] is capable of reducing power dissipation by shortening the settling time during down time. Huang and Ercegovac [8] presented the arithmetic details about the signal gating schemes and showed 10% to 45% power reduction for adders. The combination of the Signal Flow Optimization (SFO), left-to-right leapfrog structure, and upper/lower split structure was incorporated in the design to optimize the array multipliers by Huang and Ercegovac [9] and it is reported that the new approach can save about 20% power dissipation. Wen et al [10] reported that for the known output, some columns in the multiplier can be turned off and it reduces 10% power consumption for random inputs. Chen and Chu [11] reported that the spurious power suppression technique has been applied on both compression tree and modified Booth decoder to enlarge the power reduction. Ko et al [12] and Song and Micheli [13] [16] . Later, Weste and Eshraghian [17] presented that a Transmission Gate Adder (TGA) using CMOS transmission gates circuit which is a special kind of pass-transistor logic circuit. A pMOS transistor and nMOS transistor connected in parallel, which are controlled by complementary signals was used to built TGA. The transmission gate logic requires double the number of transistors of the standard pass-transistor logic or more to implement the same circuit. Hence the research has been focused by various researchers on smaller transistor count adder circuits, most of which exploit the non full swing pass transistors with swing restored transmission gate technique. This is exemplified by the state-of-the-art design of 14T and 10T which was reported by Vesterbacka [18] and Bui et al [19] . These adders differ in their transistor counts and the way their intermediate nodes are generated. Chang et al [20] proposed a hybrid style full adder circuit in which the sum and carry generation circuits are designed using hybrid logic styles. Full adders are used in a tree structure for high performance arithmetic circuits and a cascaded simulation structure is introduced to evaluate the full adders in real time applications. Keeping the above facts, it is proposed to improve the performance of the MAC unit using hybrid encoded technique. In this research paper a novel design method has been proposed to reduce the number of switching activity and power consumption for multiplier and adder used in MAC utilizing a hybrid encoding schemes.
POWER CONSUMPTION REDUCTION IN MAC
The architecture of MAC with power consumption reduction technique is shown in Fig 1. The major units of MAC are the detection logic unit which generates control signals according to the special conditions, registers, low power multiplier and adder. MAC unit is mainly essential for kernel based process which requires a large number of repetitive computational operations on a fixed window. The repetitive operations can be performed using parallel processing concept which is expected to reduce the complexity and improve the performance. If the current pixel value is 0, avoid the operation of both proposed low power multiplier and proposed low power adder and reuse the previous result of the accumulator. If the part of the input is zero, freeze those multiplier paths to reduce switching power. If the current pixel value is one, avoid the operation of the multiplier and increment the current accumulated value by 1.
PROPOSED HYBRID ENCODED LOW POWER MULTIPLIER
In general, multiplication process consists of two parts as multiplicand and multiplier. According to the conventional shift and add multiplication, the number of Partial Products (PP) are equal to the number of bits in the multiplier. The number of partial products can be reduced by half using Booth recoding. In the proposed encoding technique, the partial products can still be reduced which in turn reduces the switching activity and power consumption. The operation can be defined according to the number of 1's and its position in the multiplier. The proposed hybrid encoding rule is stated in Table 1 with details of operation. If the number of 1's in the multiplier is less than or equal to 3, the control goes to proposed multiplication technique, otherwise the control split the multiplier in to two parts. Again the number of 1's in the part of the multiplier is verified. If the number of 1's is more than three, the control goes to Booth multiplication. Otherwise the control goes to proposed multiplication technique. If the number of 1's in the multiplier is one and depends upon its position, the control goes to execute the operation in category A or B. If the number of 1's in the multiplier is two and depends upon its position, the control goes to execute the operation in category C or D.
Table 1.Hybrid encoding rule
Otherwise the number of 1's in the multiplier is three and depends upon its position, the control goes to execute the operation in category E or F.
Block Diagram of Proposed Hybrid Encoded Low Power Multiplier
The block diagram of the proposed hybrid encoded low power multiplier is shown in Fig 3 . The process of the proposed multiplier can be divided into hybrid encoding, multiplication and controlling. The proposed encoder works as per the method explained in Table 1 . In the partial product compression, the partial products are added without carry propagation and row bypassing can be used when the entire row of the PP is zero. This is done by freezing the adder at that time of the above condition occurs. This is expected to reduce the switching activity and power consumption. In the final adder unit a column bypassing provision is available to avoid the unwanted addition operation. The detection logic circuit is used to detect the effective data range. If the part of the input data does not make any impact in the final computing results then the data controlling circuit freezes that portion to avoid unnecessary switching transitions. A glue circuit can be used to control the carry and sign extension unit which will manage the sign.
RESULTS AND DISCUSSIONS
The low power multiplier circuit which is a part of MAC unit was simulated using TANNER 12.6 EDA schematic editor. The output of the EDA editor is shown in Fig 4. The simulated adder is shown in enlarged version for understanding. For the above multiplication, it needs 8 partial products for normal multiplication and 4 partial products for Booth recoding but only one partial product is enough for the proposed hybrid encoding method. Moreover, the proposed technique doesn't need the 2's complement process and virtual 0 which is to be placed as a first bit of Booth recoding. Table 2 shows the power and delay analysis of different multipliers for the above multiplication. The simulation results have been taken for different voltage ranges from 0.8V to 2.4V. The power consumption of the proposed multiplier has been reduced by 87% and 26% compared with conventional and Booth multiplier. The full adder cell which is the important sub module of the proposed multiplier architecture is designed according to the following equations.
In full adder, four inverters can be used to provide inverted inputs, the sum and carry circuits are joined together. A pull down nMOS transistor is connected near the carry output to provide the undistorted output. The output wave form of the full adder without and with the pull down transistor is shown in Fig  6 and Fig 7 respectively . Here 0.13µm TSMC technology files were used for simulating in TSPICE TANNER 12.6 EDA tool. It is seen from the figure that the 14T design consumes more power beyond the supply voltage range 0.8V. All other designs C-CMOS, TGA, TFA, CPL, Hybrid and the proposed method are working better at the input supply voltage ranges from 0.8V to 2.4V. Even the number of transistors required to design TGA and TFA is less, they require additional buffers at the output. This additional buffer increases the short circuit power and also switching power because of less driving capacity. CPL adder design consumes more power than hybrid and C-CMOS due to its dual-rail structure and the large number of internal nodes. It is found that hybrid adder may exhibit smaller power-delay-product than C-CMOS except at 0.8 V because of faster in nature. Even though the transistor count of the proposed adder design is more than the 10T and 14T, the proposed adder cell consumes less power than other design which is shown in the comparison.
The MAC operation of the window without and with repeated pixel values consideration is shown in Fig 9 and Fig 10 respectively. The simulation results in Table 3 shows power consumption and delay of the MAC unit with different multipliers for the MAC operation without considering the repeated pixel values. It can be observed that the MAC with proposed multiplier consumes less power than the other multipliers. In table 4 the power consumption and delay of the MAC operations considering the repeated pixel values is shown.
CONCLUSION
The performance of the hybrid encoded low power multiplier has been estimated and compared with existing multipliers. The developed unit has been tested for image processing systems exploiting insignificant bits in pixel values and the similarity of neighbouring pixels in video streams. The number of switching activity and power consumption of adder, multiplier units have been reduced. The number of switching activity and power consumption of MAC with repeated pixel values consideration are reduced by 19% and 46% compared to MAC with out repeated pixel values consideration respectively.
